

[First Hit](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L1: Entry 4 of 8

File: DWPI

Jan 12, 2001

DERWENT-ACC-NO: 2001-229262

DERWENT-WEEK: 200124

COPYRIGHT 2005 DERWENT INFORMATION LTD

TITLE: Dry etching procedure for tungsten group laminate involves applying mixed gas containing bromine or iodine with oxygen onto polysilicon layer to form polysilicon pattern using electroconductive film as mask

PRIORITY-DATA: 1999JP-0174097 (June 21, 1999)

Search Selected

Search All

Clear

## PATENT-FAMILY:

PUB-NO	PUB-DATE	LANGUAGE	PAGES	MAIN-IPC
/ <input type="checkbox"/> JP 2001007085 A	January 12, 2001		009	H01L021/3065

INT-CL (IPC): H01 L 21/3065

ABSTRACTED-PUB-NO: JP2001007085A

## BASIC-ABSTRACT:

NOVELTY - Tungsten group electroconductive film is etched using gas having Cl and O2 so that film thickness is higher than gap between resist films (18a,18b). Tungsten film between resist films is removed by applying gas containing I, Cl, O using films (18a,18b) as mask. Polysilicon patterns are formed by dry etching of polysilicon layer (14) selectively using gas with Br/I and O2 using conductive film as mask.

USE - Dry etching of tungsten group laminate during wiring formation.

ADVANTAGE - Improves manufacturing yield by minimizing the damage of film during etching.

DESCRIPTION OF DRAWING(S) - The figure shows section of substrate under etching process.

Polysilicon layer 14

Resist films 18a,18b

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

## PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2001-007085

(43)Date of publication of application : 12.01.2001

(51)Int.Cl.

H01L 21/3065

(21)Application number : 11-174097

(71)Applicant : YAMAHA CORP

(22)Date of filing : 21.06.1999


(72)Inventor : TAWARA TAKASHI

## (54) DRY ETCHING METHOD

## (57)Abstract:

**PROBLEM TO BE SOLVED:** To ensure anisotropic shape and lessen etching damages in laminating W-based conductive layers (W, WSi<sub>2</sub>, etc.), on a poly-Si layer.

**SOLUTION:** After laminating a poly-Si layer 14 and a WSi<sub>2</sub> layer on an insulation film 12, resist layers 18a, 18b are formed on the WSi<sub>2</sub> layer with a large gap, and resist layers 18b-18d are formed thereon with small gaps. After etching the WSi<sub>2</sub> layer with a plasma of Cl<sub>2</sub>/O<sub>2</sub> gas, by having it overetched to remove WSi<sub>2</sub> layers 16e, 16f with a plasma of HBr/Cl<sub>2</sub>/O<sub>2</sub> gas while reaction products suppress side etching, WSi<sub>2</sub> layers 16a-16d corresponding to the layers 18a-18d are thereby obtained. The layer 14 is selectively etched with a plasma of HBr/Cl<sub>2</sub>/O<sub>2</sub> gas, while reaction products suppress side etching. The method is also applicable to single layers of W-based conductive materials.



## LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

(19)日本国特許庁(J P)

(12) 公開特許公報 (A)

(11)特許出願公開番号

特開2001-7085

(P2001-7085A)

(43)公開日 平成13年1月12日(2001.1.12)

(51)Int.Cl.<sup>7</sup>

H01L 21/3065

識別記号

F I

H01L 21/302

ターミナル(参考)

F 5 F 0 0 4

K

審査請求 未請求 請求項の数2 O L (全9頁)

(21)出願番号 特願平11-174097

(22)出願日 平成11年6月21日(1999.6.21)

(71)出願人 000004075

ヤマハ株式会社

静岡県浜松市中沢町10番1号

(72)発明者 田原 傑

静岡県浜松市中沢町10番1号ヤマハ株式会社内

(74)代理人 100075074

弁理士 伊沢 敏昭

Fターム(参考) 5F004 A408 BA14 BA16 BB13 BB14

BB18 CA01 DA00 DA02 DA04

DA18 DA25 DA26 DB02 DB10


DB17 EA28 EB02

(54)【発明の名称】 ドライエッチング方法

(57)【要約】

【課題】 W系導電材料(W, WSi<sub>2</sub>等)をポリSi<sub>3</sub>N<sub>4</sub>層に重ねた積層のドライエッチング方法において、異方性形状の確保とエッチングダメージの軽減とを可能にする。

【解決手段】 絶縁膜12の上にポリSi<sub>3</sub>N<sub>4</sub>層14及びWSi<sub>2</sub>層の積層を形成した後、WSi<sub>2</sub>層の上にレジスト層18a, 18bを大間隔で、レジスト層18b~18dを小間隔でそれぞれ形成する。Cl<sub>2</sub>/O<sub>2</sub>ガスのプラズマでWSi<sub>2</sub>層をジャストエッチングした後、HBr/Cl<sub>2</sub>/O<sub>2</sub>ガスのプラズマにより反応生成物でサイドエッチングを抑制しつつオーバーエッチングを行なってWSi<sub>2</sub>層16e, 16fを除去することにより層18a~18dに対応するWSi<sub>2</sub>層16a~16dを得る。HBr/Cl<sub>2</sub>/O<sub>2</sub>ガスのプラズマにより反応生成物でサイドエッチングを抑制しつつ層14を選択的にエッチングする。本方法は、W系導電材の単層にも応用できる。



## 【特許請求の範囲】

【請求項1】 基板を覆う絶縁膜の上に、ポリシリコン層にタングステン系導電材料層を重ねた積層を形成する工程と、

前記タングステン系導電材料層の上に複数のレジスト層を互いに接近させて形成する工程と、

塩素含有ガス及び酸素ガスの混合ガスをエッチングガスとし且つ前記複数のレジスト層をマスクとするドライエッチングにより前記タングステン系導電材料層をその厚さが前記複数のレジスト層の間の間隔より広いレジスト不

存在領域にてゼロ又はその近傍の値になるようにエッチングする工程と、  
臭素含有ガスはヨウ素含有ガスと塩素含有ガスと酸素ガスとの混合ガスをエッチングガスとし且つ前記複数のレジスト層をマスクとするドライエッチングにより反応生成物で前記タングステン系導電材料層のサイドエッチングを抑制し且つ前記複数のレジスト層の間のタングステン系導電材を除去することにより前記複数のレジスト層にそれぞれ対応したパターンを有する複数のタングステン系導電材料層を形成する工程と、

少なくとも臭素含有ガス又はヨウ素含有ガスと酸素ガスとを含む混合ガスをエッチングガスとし且つ前記複数のレジスト層及び前記複数のタングステン系導電材料層をマスクとするドライエッチングにより前記ポリシリコン層を選択的に除去することにより前記複数のレジスト層にそれぞれ対応したパターンを有する複数のポリシリコン層を形成する工程とを含むドライエッチング方法。

【請求項2】 基板を覆う絶縁膜の上にタングステン系導電材料層を形成する工程と、

前記タングステン系導電材料層の上に複数のレジスト層を互いに接近させて形成する工程と、

塩素含有ガス及び酸素ガスの混合ガスをエッチングガスとし且つ前記複数のレジスト層をマスクとするドライエッチングにより前記タングステン系導電材料層をその厚さが前記複数のレジスト層の間の間隔より広いレジスト不

存在領域にてゼロ又はその近傍の値になるようにエッチングする工程と、  
臭素含有ガス又はヨウ素含有ガスと塩素含有ガスと酸素ガスとの混合ガスをエッチングガスとし且つ前記複数のレジスト層をマスクとするドライエッチングにより反応生成物で前記タングステン系導電材料層のサイドエッチングを抑制し且つ前記複数のレジスト層の間のタングステン系導電材を除去することにより前記複数のレジスト層にそれぞれ対応したパターンを有する複数のタングステン系導電材料層を形成する工程とを含むドライエッチング方法。

## 【発明の詳細な説明】

## 【0001】

【発明の属する技術分野】 この発明は、W（タングステン）、WSi<sub>2</sub>（タングステンシリサイド）等のW系導

電材料層をポリSi（シリコン）層を重ねた積層又はW系導電材の単層をドライエッチングする方法に関し、特にCl（塩素）含有ガスとO<sub>2</sub>（酸素）ガスとの混合ガスをエッチングガスとするドライエッチングによりW系導電材料層をジャストエッチングした後該混合ガスにBr（臭素）含有ガス又はI（ヨウ素）含有ガスを添加してオーバーエッチングを行なうことにより異方形状の確保とエッチングダメージの軽減とを可能にしたものである。

## 【0002】

【従来の技術】 従来、WSi<sub>2</sub>層をポリSi層に重ねた積層（Wポリサイド層）を用いる配線形成法としては、図11～13に示すような方法が知られている（例えば、特開平7-94469号公報参照）。

【0003】 図11の工程では、シリコン基板1の表面を覆うゲート酸化膜2の上にポリSi層3及びWSi<sub>2</sub>層4を順次に堆積形成した後、WSi<sub>2</sub>層4の上にホトリソグラフィ処理によりレジスト層5a～5dを形成する。レジスト層5a、5bは、疎パターン領域aにおいて大きな間隔で配置し、レジスト層5b～5dは、密パターン領域bにおいて小さな間隔で配置する。

【0004】 図12の工程では、F（フッ素）含有ガス（例えばS<sub>2</sub>F<sub>6</sub>ガス）を用いるプラズマエッチングによりポリSi層3及びWSi<sub>2</sub>層4の積層を疎パターン領域aにて厚さがゼロ又はその近傍の値になるようにジャストエッチングする。この結果、レジスト層5a～5dにそれぞれ対応したパターンを有するWSi<sub>2</sub>層4a～4dが残存する。また、密パターン領域bでは、いわゆるRIE lag現象（又はマイクロローディング効果）によりエッチング速度が低下するため、疎パターン領域aにおけるポリSi層3の被エッチング部3eに比べてポリSi層3の被エッチング部3fが厚く残存する。

【0005】 図13の工程では、Br含有ガス（例えばHBrガス）及びO<sub>2</sub>ガスの混合ガスを用いるプラズマエッチングによりオーバーエッチングを行なってポリSi層3における3e、3f等の被エッチング部を除去する。HBr等のBr系ガスとO<sub>2</sub>ガスとの混合ガスを用いるプラズマエッチングは、ゲート酸化膜2に対するポリSi層3の選択性が高い。オーバーエッチングの結果として、レジスト層5a～5dにそれぞれ対応したパターンを有するポリSi層3a～3dが残存する。オーバーエッチング時には、パターン側壁に付着した反応生成物がWSi<sub>2</sub>層4a～4d及びポリSi層3a～3dのサイドエッチングを抑制するので、4a/3a、4b/3b、4c/3c、4d/3d等の積層に異方形状を持たせることができる。オーバーエッチングの後は、レジスト層5a～5dを除去する。4a/3a等の積層は、ゲート電極乃至配線層として使用される。

【0006】 従来、W層を用いる配線形成法としては、

図14～16に示すような方法が提案されている。

【0007】図14の工程では、シリコン等の半導体基板6の表面を覆うシリコンオキサイド等の絶縁膜7の上にW層8を形成する。そして、W層8の上にレジスト層9a、9bを互いに接近させて形成する。

【0008】図15の工程では、F含有ガスとしてSF<sub>6</sub>を用いるプラズマエッチングによりW層8をレジスト層9a、9b間の間隔より広いレジスト不存在領域にて厚さがゼロ又はその近傍の値になるようにジャストエッチングする。この結果、レジスト層9a、9bにそれぞれ対応したW層8a、8bが残存すると共に、W層8a、8bの間にはRIE Lag現象により薄いW層8cが残存する。

【0009】図16の工程では、図15の工程に引き続いて図15の工程と同様のプラズマエッチングによりオーバーエッチングを行なってW層8cを除去し、W層8a、8bを残存させる。この後、レジスト層9a、9bを除去する。W層8a、8bは、配線層として使用される。

【0010】図15、16のSF<sub>6</sub>によるプラズマエッチング工程において、異方性エッチングを行なうには、基板に入射するイオンのエネルギーを高くしたり、基板の温度を低くしたりする必要がある。また、反応生成物でサイドエッチングを抑制して異方性形状を確保する方法も提案されている。例えば、特開平7-147271号公報には、SF<sub>6</sub>にN<sub>2</sub>やNH<sub>3</sub>を添加したガスのプラズマでW層をエッチングすることにより反応生成物であるWNによりサイドエッチングを抑制することが示されている。特開平10-326774号公報にも、SF<sub>6</sub>にCHF<sub>3</sub>及びN<sub>2</sub>を添加したガスのプラズマでW層をエッチングする方法が示されている。特開平7-169744号公報には、W層の下にTi又はTi化合物の膜を敷き、エッチング活性種であるFとTiとの反応で生成される低蒸気圧のフッ化チタンでサイドエッチングを抑制することが示されている。

【0011】

【発明が解決しようとする課題】図11～13の方法によると、下地にエッチングダメージが生じやすい。すなわち、図13のオーバーエッチング工程では、前述したようにゲート酸化膜2に対するポリSi層3の選択比が高いものの、図12のジャストエッチング工程では、フッ素系ガスのプラズマでエッチングを行なうので、ゲート酸化膜2に対するポリSi層3の選択比が低く、ゲート酸化膜2がエッチングされることがある。これを防ぐには、ポリSi層3の厚さがゼロになる前にジャストエッチングを停止するように工程管理を厳しくする必要がある。また、ゲート絶縁膜2を含むゲート部は、図12のジャストエッチング時及び図13のオーバーエッチング時にプラズマにさらされるので、イオン衝撃によるダメージを受けやすい。

【0012】一方、図14～16の方法によると、フッ素系ガスのプラズマでエッチングを行なうので、絶縁膜7を構成するシリコンオキサイドに対するWの選択比が低く、図16に示すようにオーバーエッチングの際に絶縁膜7がW層8a、8bの側方でエッチングされる。このため、配線段差が大きくなる不都合がある。

【0013】この発明の目的は、異方性形状を確保しつつエッチングダメージを軽減することができる新規なドライエッチング方法を提供することにある。

【0014】

【課題を解決するための手段】この発明に係る第1のドライエッチング方法は、基板を覆う絶縁膜の上に、ポリシリコン層にタングステン系導電材層を重ねた積層を形成する工程と、前記タングステン系導電材層の上に複数のレジスト層を互いに接近させて形成する工程と、塩素含有ガス及び酸素ガスの混合ガスをエッチングガスとし且つ前記複数のレジスト層をマスクとするドライエッチングにより前記タングステン系導電材層をその厚さが前記複数のレジスト層の間の間隔より広いレジスト不存在領域にてゼロ又はその近傍の値になるようにエッチングする工程と、少なくとも臭素含有ガス又はヨウ素含有ガスと酸素ガスをを含む混合ガスをエッチングガスとし且つ前記複数のレジスト層をマスクとするドライエッチングにより反応生成物で前記タングステン系導電材層のサイドエッチングを抑制しつつ前記複数のレジスト層の間のタングステン系導電材を除去することにより前記複数のレジスト層にそれぞれ対応したパターンを有する複数のタングステン系導電材層を形成する工程と、臭素含有ガス又はヨウ素含有ガスと塩素含有ガスと酸素ガスとの混合ガスをエッチングガスとし且つ前記複数のレジスト層及び前記複数のタングステン系導電材層をマスクとするドライエッチングにより前記ポリシリコン層を選択的に除去することにより前記複数のレジスト層にそれぞれ対応したパターンを有する複数のポリシリコン層を形成する工程とを含むものである。

【0015】第1のドライエッチング方法によれば、Cl<sub>2</sub>等の塩素含有ガス及びO<sub>2</sub>ガスの混合ガスをエッチングガスとするドライエッチングによりW、WSi<sub>2</sub>等のW系導電材層をジャストエッチングした後該混合ガスにHBr等の臭素含有ガス（又はヨウ素含有ガス）を添加してW系導電材のオーバーエッチングを行ない、この後ポリSi単層のドライエッチングを行なう。オーバーエッチングでは、O<sub>2</sub>ガスの流量割合を高く設定することによりポリSiに対するW系導電材の選択比を高くすることができ、W系導電材を選択的に除去することが可能となる。また、オーバーエッチングでは、臭素含有ガス（又はヨウ素含有ガス）の流量割合を所定の値に設定することによりW系導電材について異方性形状を確保しつつエッチングを行なうことができる。さらに、ジャストエッチング及びオーバーエッチングは、下地膜として

の絶縁膜の上にポリSi層が存在する状態で行なわれるので、下地膜（絶縁膜）がエッチングされたり、イオン衝撃にさらされたりすることがなく、エッチングダメージの軽減が可能となる。

【0016】この発明に係る第2のエッチング方法は、基板を覆う絶縁膜の上にタングステン系導電材料層を形成する工程と、前記タングステン系導電材料層の上に複数のレジスト層を互いに接近させて形成する工程と、塩素含有ガス及び酸素ガスの混合ガスをエッチングガスとし且つ前記複数のレジスト層をマスクとするドライエッチングにより前記タングステン系導電材料層をその厚さが前記複数のレジスト層の間の間隔より広いレジスト不形成領域にてゼロ又はその近傍の値になるようにエッチングする工程と、臭素含有ガス又はヨウ素含有ガスと塩素含有ガスと酸素ガスとの混合ガスをエッチングガスとし且つ前記複数のレジスト層をマスクとするドライエッチングにより反応生成物で前記タングステン系導電材料層のサイドエッチングを抑制しつつ前記複数のレジスト層の間のタングステン系導電材を除去することにより前記複数のレジスト層にそれぞれ対応したパターンを有する複数のタングステン系導電材料層を形成する工程とを含むものである。

【0017】第2のドライエッチング方法によれば、 $Cl_2$ 等の塩素含有ガス及び $O_2$ ガスの混合ガスをエッチングガスとするドライエッチングによりW、 $WSi_2$ 等のW系導電材料層をジャストエッチングした後該混合ガスにHBr等の臭素含有ガス（又はヨウ素含有ガス）を添加してW系導電材のオーバーエッチングを行なう。ジャストエッチング及びオーバーエッチングのいずれにおいても、塩素含有ガス及び $O_2$ ガスの混合ガスをエッチングガスとして用いるので、下地膜としての絶縁膜を構成するシリコンオキサイド等に対する選択比が向上し、下地膜（絶縁膜）のエッチングを抑制することができる。また、オーバーエッチングでは、臭素含有ガス（又はヨウ素含有ガス）の添加によりW系導電材のサイドエッチングが抑制されるので、良好な異方性形状を得ることができる。

【0018】

【発明の実施の形態】図1～3は、この発明の一実施形態に係る配線形成法を示すものである。

【0019】図1の工程では、シリコン等の半導体基板10の表面に熱酸化法等によりシリコンオキサイドからなるゲート絶縁膜12を形成する。ゲート絶縁膜12の上には、CVD（ケミカル・ベーパー・デポジション）法等によりポリSi層14及び $WSi_2$ 層16を順次に堆積形成する。ポリSi層14及び $WSi_2$ 層16は、ゲート電極乃至配線層を形成するためのもので、ポリSi層14は、導電型決定不純物のドーピングにより低抵抗化されている。

【0020】 $WSi_2$ 層16の上には、周知のホトリソ

グラフィ処理により所望のゲート電極・配線パターンに従ってレジスト層18a～18dを形成する。レジスト層18a、18bは、疎パターン領域Aにおいて大きな間隔で配置し、レジスト層18b～18dは、密パターン領域Bにおいて小さな間隔で配置する。

【0021】図2の工程では、 $Cl_2$ ガス及び $O_2$ ガスの混合ガス（ $Cl_2/O_2$ ガス）を用いるプラズマエッチングにより $WSi_2$ 層16を疎パターン領域Aにて厚さがゼロ又はその近傍の値になるようにジャストエッチングする。このときのエッチングは、一例として図4のECR（電子サイクロトロン共鳴）型プラズマエッチング装置を用いて行ない、エッチング条件は、

圧力：1mTorr

マイクロ波電力：1000W

高周波電力：50W

ガス流量： $Cl_2/O_2=50/10$  sccm

とした。

【0022】ジャストエッチングの結果として、レジスト層18a～18bにそれぞれ対応したパターンを有する $WSi_2$ 層16a～16dが残存する。また、密パターン領域Bでは、RIE lag現象によりエッチング速度が低下するため、比較的薄い $WSi_2$ 層16e及び16fが $WSi_2$ 層16b、16cの間及び $WSi_2$ 層16c、16dの間にそれぞれ残存する。

【0023】この後、 $Cl_2/O_2$ ガスにHBrガスを添加したHBr/ $Cl_2/O_2$ ガスを用いるプラズマエッチングによりオーバーエッチングを行なって $WSi_2$ 層16e、16fを除去する。このときのエッチングは、一例として図4のエッチング装置を用いて行ない、エッチング条件は、

圧力：1mTorr

マイクロ波電力：1000W

高周波電力：50W

ガス流量：HBr/ $Cl_2/O_2=8.5/21.5/20$  sccm

とした。

【0024】オーバーエッチングにおいて $O_2$ 流量割合を高くしたのは、ポリSiに対する $WSi_2$ の選択比を高くして16e、16f等の $WSi_2$ 層の除去を容易にするためである。このように $O_2$ 流量割合の高い $Cl_2/O_2$ エッチングプロセスでは、Wが蒸気圧の高いWO $Cl_4$ となって $WSi_2$ 層16a～16dの側壁をエッチング（サイドエッチング）し、 $WSi_2$ 層16a～16dの異方性形状が損なわれる。そこで、オーバーエッチング時には、 $Cl_2/O_2$ ガスにHBrを添加して蒸気圧の低いWOBr $_4$ やWBr $_5$ を生成させて $WSi_2$ 層16a～16dの側壁に保護膜を形成しつつ（サイドエッチングを抑制しつつ）エッチングを行なう。この結果、 $WSi_2$ 層16a～16dの異方性形状が確保される。また、ジャストエッチング及びオーバーエッチング

は、ゲート絶縁膜12上にポリSi層14が存在する状態で行なわれるので、ゲート絶縁膜12がエッチングされたり、イオン衝撃にさらされたりすることがなく、エッチングダメージが軽減される。

【0025】図3の工程では、HBr/Cl<sub>2</sub>/O<sub>2</sub>ガスを用いるプラズマエッチングによりレジスト層18a~18d及びWSi<sub>2</sub>層16a~16dをマスクとしてポリSi層14を選択的にエッチングする。このエッチングは、一例として図4のエッチング装置を用いて行ない、エッチング条件は、

圧力：2mTorr

マイクロ波電力：1000W

高周波電力：35W

ガス流量：HBr/Cl<sub>2</sub>/O<sub>2</sub>=100/5/5 sccm

とした。エッチング条件の他の例としては、Cl<sub>2</sub>等の塩素含有ガスを用いないものも可能であり、マイクロ波電力：800~1500W、ガス流量：HBr/O<sub>2</sub>=100/5 sccmとすることができる。

【0026】ポリSi層14の選択エッチングの結果として、レジスト層18a~18dにそれぞれ対応したパターンを有するポリSi層14a~14dが残存する。ポリSiエッチング時には、SiO<sub>x</sub>、SiBr<sub>x</sub>等の反応生成物がWSi<sub>2</sub>層16a~16d及びポリSi層14a~14dのサイドエッチングを抑制するので、16a/14a、16b/14b、16c/14c、16d/14d等の積層に良好な異方性形状を持たせることができる。ポリSiは、WSi<sub>2</sub>に比べてRIE lagが少なく、エッチングしやすい。ポリSiエッチングの後には、周知のアッシング処理によりレジスト層18a~18dを除去する。16a/14a等のWSi<sub>2</sub>/ポリSi積層は、ゲート電極乃至配線層として使用される。

【0027】発明者は、Cl<sub>2</sub>/O<sub>2</sub>ガスを用いるプラズマエッチングがWSi<sub>2</sub>/ポリSi積層(Wポリサイド層)のエッチングにおいてポリSiに対するWSi<sub>2</sub>の選択比を高く設定可能である点に着目し、図4のエッチング装置を用いて種々の実験を行なった。

【0028】図4の装置において、処理室20は、プラズマ室22a及び反応室22bからなっている。反応室22bの底部には、試料台(電極)24が設けられており、試料台24の上面上には、被処理ウエハ26が載置される。

【0029】試料台24には、高周波電源28が接続され、例えば13.56MHzの高周波電力が供給される。反応室22bは、図示しないガス供給源に接続されると共に排気装置VACに接続される。

【0030】プラズマ室22aの上部には、図示しないマイクロ波電源からマイクロ波導入窓30を介して例えば2.45GHzのマイクロ波MWが供給される。窓30は、通常、石英で構成される。処理室20の上部を取

囲むようにソレノイドコイル32が設けられている。

【0031】図4のエッチング装置を用いてCl<sub>2</sub>/O<sub>2</sub>ガスのプラズマでWSi<sub>2</sub>及びポリSiのエッチングを行ない、WSi<sub>2</sub>/ポリSi選択比のO<sub>2</sub>流量割合依存性を調べた結果を図5に示す。実験には、シリコン基板上にシリコンオキサイド膜を介してWSi<sub>2</sub>層を堆積形成したサンプルを9個含む第1のサンプル群と、シリコン基板上にシリコンオキサイド膜を介してポリSi層を堆積形成したサンプルを9個含む第2のサンプル群とを用いた。各シリコン基板の直径は、200mmとした。各サンプルを図4のエッチング装置内に被処理ウエハ26として挿入し、エッチングを行なった。エッチング条件は、

圧力：1mTorr

マイクロ波電力：1400W

高周波電力：50W

ガス流量：Cl<sub>2</sub>+O<sub>2</sub>=50 sccm

とした。

【0032】第1のサンプル群中の9個のサンプルについては、O<sub>2</sub>流量割合を0、10、20、22、24、26、28、30、40%のように変化させ、各サンプル毎にWSi<sub>2</sub>のエッチング速度を求めた。その結果を図5にて線Pで示す。また、第2のサンプル群中の9個のサンプルについては、O<sub>2</sub>流量割合を第1のサンプル群の場合と同様に変化させ、各サンプル毎にポリSiのエッチング速度を求めた。その結果を図5にて線Qで示す。

【0033】WSi<sub>2</sub>/ポリSi選択比は、第1のサンプル群と第2のサンプル群とでO<sub>2</sub>流量割合が同じサンプル毎にWSi<sub>2</sub>のエッチング速度/ポリSiのエッチング速度の比を求めることにより算出した。その結果を図5にて線Rで示す。

【0034】図5の実験結果によれば、O<sub>2</sub>の流量割合を30%以上にすれば、ほぼWSi<sub>2</sub>のみがエッチングされるプロセス条件になることがわかる。図2のオーバーエッチングでは、O<sub>2</sub>の流量割合を40%としたので、狭いスペースに残存した16e、16f等のWSi<sub>2</sub>層を効率的に除去することができる。その結果、WSi<sub>2</sub>のRIE lag現象に基づくエッチング速度のパターン依存性をキャンセルすることができる。

【0035】図6は、HBr/Cl<sub>2</sub>/O<sub>2</sub>ガスを用いるプラズマエッチングにおけるWSi<sub>2</sub>サイドエッチング量のHBr流量割合依存性を調べた結果を示すものである。実験には、直径200mmのシリコン基板上にシリコンオキサイド膜を介してWSi<sub>2</sub>/ポリSi積層(Wポリサイド層)を形成したサンプルを4個用いた。各サンプルには、図1の密パターン領域Bに示すようにライン/スペース=1.0/0.6μmのパターンに従って多数のレジスト層を並設した。このようにレジスト層を設けた各サンプルを図4のエッチング装置内に被処

理ウエハ26として挿入し、エッチングを行なった。エッチング条件は、

圧力: 1mTorr

マイクロ波電力: 1400W

高周波電力: 50W

ガス流量:  $\text{Cl}_2 + \text{HBr} = 30 \text{ sccm}$ ,  $\text{O}_2 = 20 \text{ sccm}$

とした。ここで、 $\text{O}_2$ 流量割合は、図1で $\text{WSi}_2$ /ポリSi選択比が無限大となる40%である。

【0036】4個のサンプルについては、 $\text{Cl}_2 + \text{HBr}$ のうちHBrを0, 10, 20, 30%のように変化させ、各サンプル毎に $\text{WSi}_2$ のサイドエッチング量S( $\mu\text{m}$ )を求めた。サイドエッチング量Sは、図7に $\text{WSi}_2$ 層16aに関して例示するように $S = \text{頂面で測定した幅} W_{\text{top}} - \text{底面で測定した幅} W_{\text{bot}}$ として求めることができる。S<0は順テーパ形状を、S>0はサイドエッチ形状(逆テーパ形状)をそれぞれ表わす。

【0037】図6の実験結果によれば、HBr流量割合17%でサイドエッチングがゼロとなり、垂直な異方性エッチング形状が得られることがわかる。しかしながら、HBr流量割合17%の条件にすると、ライン/スペースパターンでは垂直形状が得られるものの、孤立ラインでは側壁に多量の反応生成物が付着するため、順テーパ形状になってしまう。

【0038】図2の工程では、 $\text{Cl}_2/\text{O}_2$ ガスを用いるプラズマエッチングでジャストエッチングを行なうようにしたので、 $\text{HBr}/\text{Cl}_2/\text{O}_2$ プロセスで起こったような孤立ラインでの順テーパ形状の発生を防ぐことができる。また、高 $\text{O}_2$ 流量の $\text{HBr}/\text{Cl}_2/\text{O}_2$ ガスプラズマエッチングプロセスを用いて $\text{WSi}_2$ のオーバーエッチングを行なうようにしたので、ポリSiに対する $\text{WSi}_2$ の選択比を高く保ちながら、狭いスペースに残存した $\text{WSi}_2$ のみをエッチング除去することができ、しかもHBrの添加効果により $\text{WSi}_2$ のサイドエッチングを防ぐことができる。

【0039】図8~10は、この発明の他の実施形態に係る配線形成法を示すものである。

【0040】図8の工程では、シリコン等の半導体基板40の表面を覆うシリコンオキサイド等の絶縁膜42の上にW層44をスパッタ法等により形成する。そして、W層44の上に所望の配線パターンに従ってレジスト層46a, 46bを互いに接近させて形成する。

【0041】図9の工程では、 $\text{Cl}_2/\text{O}_2$ ガスを用いるプラズマエッチングによりW層44をレジスト層46a, 46bの間隔より広いレジスト不存在領域で厚さがゼロ又はその近傍の値になるようにジャストエッチングする。このときのエッチングは、図2で述べたジャストエッチングと同様の条件で行なうことができる。ジャストエッチングの結果として、レジスト層46a, 46bにそれぞれ対応したW層44a, 44bが得られると共に

に、W層44a, 44bの間にはRIElag現象により薄いW層44cが残存する。

【0042】図10の工程では、 $\text{Cl}_2/\text{O}_2$ ガスにHBrを添加した $\text{HBr}/\text{Cl}_2/\text{O}_2$ ガスを用いるプラズマエッチングによりオーバーエッチングを行なってW層44cを除去し、W層44a, 44bを残存させる。このときのエッチングは、図2で述べたオーバーエッチングと同様の条件で行なうことができる。オーバーエッチングの後には、レジスト層46a, 46bをアッシング処理等により除去する。W層44a, 44bは、配線層として使用される。

【0043】図9, 10のエッチング処理では、 $\text{Cl}_2/\text{O}_2$ ガスをエッチングガスとして用いるので、絶縁膜42を構成するシリコンオキサイドに対するWの選択比が向上する。従って、絶縁膜42の膜減りや配線段差の増大を防止することができる。また、図10のオーバーエッチングでは、HBrの添加によりW層44a, 44bのサイドエッチングが抑制されるので、W層の形状劣化(逆テーパ形状等)を防ぐことができる。

【0044】図8~10に関して上記した配線形成法は、W層44の代りに $\text{WSi}_2$ 層を用いて実施してもよく、上記したと同様の作用効果が得られる。

【0045】この発明は、上記した実施形態に限定されるものではなく、種々の改変形態で実施可能なものである。例えば、次のような変更が可能である。

【0046】(1) W系導電材料としては、W,  $\text{WSi}_2$ に限らず、W合金を用いてもよい。タングステンシリサイドとしては、 $\text{WSi}_2$ のように化学量論的なものに限らず、非化学量論的なものを用いてもよく、一般的には $\text{WSi}_x$ を使用可能である。

【0047】(2) 臭素含有ガスとしては、HBrに限らず、 $\text{Br}_2$ ,  $\text{BBr}_3$ ,  $\text{CBr}_4$ ,  $\text{SiBr}_4$ 等を用いてもよい。 $\text{Br}_2$ 等のガスの添加量は、プラズマ中に存在するBr原子の量が前記実施形態で示したHBrの場合と同等になるように設定すればよい。また、臭素含有ガスの代りに、 $\text{HI}$ ,  $\text{I}_2$ ,  $\text{BI}_3$ ,  $\text{CI}_4$ ,  $\text{SiI}_4$ 等のヨウ素含有ガスを用いてもよい。HBr又はHI等のガスあるいは $\text{O}_2$ ガスについて、添加量の最適値は、被エッチング膜の膜質に依存する(例えば、成膜方法、成膜後の処理条件、成膜装置等に依存する)ので、被エッチング膜毎に調整するのが望ましい。

【0048】(3) W系導電材料をドライエッチングする場合、W系導電材料の上に予め $\text{TiN}$ ,  $\text{TiON}$ 等の反射防止膜を設けておいてもよい。また、W系導電材料とポリSi層との間にWN層等を介在させておいてもよい。

【0049】

【発明の効果】以上のように、この発明によれば、塩素系ガス及び酸素ガスの混合ガスをエッチングガスとするドライエッチングによりW系導電材料をジャストエッチ



ングした後該混合ガスに臭素含有ガス（又はヨウ素含有ガス）を添加してW系導電材のオーバーエッチングを行ない、この後ポリSi単層のドライエッチングを行なうようにしたので、異方性形状を確保しつつエッチングダメージを軽減することができ、歩留りが向上する効果が得られる。

【0050】また、塩素含有ガス及び酸素ガスの混合ガスをエッチングガスとするドライエッチングによりW系導電材層をジャストエッチングした後該混合ガスに臭素含有ガス（又はヨウ素含有ガス）を添加してW系導電材のオーバーエッチングを行なうようにしたので、異方性形状を確保しつつ地絶縁膜のエッチングを抑制することができ、歩留りが向上する効果が得られる。

【図面の簡単な説明】

【図1】 この発明の一実施形態に係る配線形成法におけるレジスト層形成工程を示す基板断面図である。

【図2】 図1の工程に続くWSi<sub>2</sub>層のジャストエッチング工程及びオーバーエッチング工程を示す基板断面図である。

【図3】 図2の工程に続くポリSi層エッチング工程及びレジスト層除去工程を示す基板断面図である。

【図4】 この発明の実施に用いられるプラズマエッチング装置を示す断面図である。

【図5】 Cl<sub>2</sub>/O<sub>2</sub>ガスを用いるプラズマエッチングにおける選択比（WSi<sub>2</sub>/ポリSi）のO<sub>2</sub>流量割合依存性を示すグラフである。

【図6】 HBr/Cl<sub>2</sub>/O<sub>2</sub>ガスを用いるプラズマ

エッチングにおけるWSi<sub>2</sub>サイドエッチング量のHBr流量割合依存性を示すグラフである。

【図7】 WSi<sub>2</sub>/ポリSi積層エッチングにおけるWSi<sub>2</sub>層のサイドエッチング状況を示す断面図である。

【図8】 この発明の他の実施形態に係る配線形成法におけるレジスト層形成工程を示す基板断面図である。

【図9】 図8の工程に続くW層のジャストエッチング工程を示す基板断面図である。

【図10】 図9の工程に続くオーバーエッチング工程を示す基板断面図である。

【図11】 従来の配線形成法の一例におけるレジスト層形成工程を示す基板断面図である。

【図12】 図11の工程に続くWSi<sub>2</sub>/ポリSi積層のジャストエッチング工程を示す基板断面図である。

【図13】 図12の工程に続くオーバーエッチング工程及びレジスト層除去工程を示す基板断面図である。

【図14】 従来の配線形成法他の例におけるレジスト層形成工程を示す基板断面図である。


【図15】 図14の工程に続くW層のジャストエッチング工程を示す基板断面図である。

【図16】 図15の工程に続くオーバーエッチング工程を示す基板断面図である。


【符号の説明】

10、40：半導体基板、12、42：絶縁膜、14、ポリSi層、16：WSi<sub>2</sub>層、18a～18d、46a、46b：レジスト層、44：W層。


【図1】




【図3】




【図2】




【図6】




【図4】




【図5】




【図7】




【図8】




【図9】




【図10】




【図11】




【図12】




【図13】




【図14】



【図15】



【図16】



JP 2001-007,085

## \* NOTICES \*

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

CLAIMS

---

## [Claim(s)]

[Claim 1] The process which forms the laminating which put the tungsten system electric conduction material layer for the substrate on the polish recon layer on the wrap insulator layer, The process which two or more resist layers are made to approach mutually, and forms them on said tungsten system electric conduction material layer, By the dry etching which makes etching gas the mixed gas of chlorine content gas and oxygen gas, and uses said two or more resist layers as a mask The process which etches said tungsten system electric conduction material layer so that the thickness may become the value of zero or its near in a resist non-existence region larger than spacing between said two or more resist layers, Bromine content gas by the dry etching which makes etching gas the mixed gas of iodine content gas, chlorine content gas, and oxygen gas, and uses said two or more resist layers as a mask The process which forms two or more tungsten system electric conduction material layers which have a pattern corresponding to said two or more resist layers, respectively by removing the tungsten system electric conduction material between said two or more resist layers, controlling side etching of said tungsten system electric conduction material layer with a resultant, By the dry etching which makes etching gas the mixed gas which contains bromine content gas or iodine content gas, and oxygen gas at least, and uses said two or more resist layers and said two or more tungsten system electric conduction material layers as a mask The dry etching approach including the process which forms two or more polish recon layers which have a pattern corresponding to said two or more resist layers by removing said polish recon layer alternatively, respectively.

[Claim 2] The process which forms a tungsten system electric conduction material layer for a substrate on a wrap insulator layer, The process which two or more resist layers are made to approach mutually, and forms them on said tungsten system electric conduction material layer, By the dry etching which makes etching gas the mixed gas of chlorine content gas and oxygen gas, and uses said two or more resist layers as a mask The process which etches said tungsten system electric conduction material layer so that the thickness may become the value of zero or its near in a resist non-existence region larger than spacing between said two or more resist layers, By the dry etching which makes etching gas the mixed gas of bromine content gas or iodine content gas, chlorine content gas, and oxygen gas, and uses said two or more resist layers as a mask By removing the tungsten system electric conduction material between said two or more resist layers, controlling side etching of said tungsten system electric conduction material layer with a resultant The dry etching approach including the process which forms two or more tungsten system electric conduction material layers which have a pattern corresponding to said two or more resist layers, respectively.

---

[Translation done.]

\* NOTICES \*

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

DETAILED DESCRIPTION

---

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the approach of carrying out dry etching of the laminating which put W system electric conduction material layers, such as W (tungsten) and WSi<sub>2</sub> (tungsten silicide), on the Pori Si (silicon) layer, or the monolayer of W system electric conduction material. By the dry etching which makes etching gas especially the mixed gas of Cl (chlorine) content gas and O<sub>2</sub> (oxygen) gas After carrying out just etching of the W system electric conduction material layer, reservation of an anisotropy configuration and mitigation of an etching damage are enabled by adding Br (bromine) content gas or I (iodine) content gas to this mixed gas, and performing over etching.

[0002]

[Description of the Prior Art] Conventionally, as a wiring forming method using the laminating (W polycide layer) which put WSi two-layer on the Pori Si layer, the approach as shown in drawing 11 -13 is learned (for example, refer to JP,7-94469,A).

[0003] WSi [ after carrying out deposition formation of the Pori Si layer 3 and WSi two-layer 4 for the front face of a silicon substrate 1 one by one on wrap gate oxide 2 at the process of drawing 11 ] two-layer -- the resist layers 5a-5d are formed by photolithography processing on 4. The resist layers 5a and 5b are arranged at big spacing in non-dense pattern space a, and arrange the resist layers 5b-5d at small spacing in dense pattern space b.

[0004] At the process of drawing 12 , just etching is carried out so that thickness may become the value of zero or its near in non-dense pattern space a about the Pori Si layer 3 and the laminating of WSi two-layer 4 by plasma etching which uses F (fluorine) content gas (for example, S<sub>2</sub>F<sub>6</sub> gas). Consequently, WSi two-layer 4a-4d which has a pattern corresponding to the resist layers 5a-5d, respectively remains. Moreover, in dense pattern space b, since an etch rate falls according to the so-called RIElag phenomenon (or micro loading effect), compared with etched section 3e of the Pori Si layer 3 in non-dense pattern space a, 3f of etched sections of the Pori Si layer 3 remains thickly.

[0005] At the process of drawing 13 , plasma etching which uses the mixed gas of Br content gas (for example, HBr gas) and O<sub>2</sub> gas performs over etching, and the etched sections in the Pori Si layer 3, such as 3e and 3f, are removed. Plasma etching using the mixed gas of Br system gas, such as HBr, and O<sub>2</sub> gas has the high selectivity of the Pori Si layer 3 to gate oxide 2. The Pori Si layers 3a-3d which have a pattern corresponding to the resist layers 5a-5d as a result of over etching, respectively remain. Since the resultant adhering to a pattern side attachment wall controls side etching of WSi two-layer 4a-4d and the Pori Si layers 3a-3d at the time of over etching, an anisotropy configuration can be given to laminatings, such as 4a / 3a and 4b / 3b and 4c / 4d [ 3c and ]/3d. After over etching removes the resist layers 5a-5d. Laminatings, such as 4a/3a, are used as a gate electrode thru/or a wiring layer.

[0006] Conventionally, as a wiring forming method using W layers, the approach as shown in drawing 14 -16 is proposed.

[0007] At the process of drawing 14 , 8 [ W-layer ] is formed for the front face of the semi-conductor

substrates 6, such as silicon, on the insulator layers 7, such as wrap silicon oxide. And W layers, on 8, the resist layers 9a and 9b are made to approach mutually, and are formed.

[0008] At the process of drawing 15, just etching is carried out so that W layers of thickness may become the value of zero or its near about 8 by plasma etching which uses SF<sub>6</sub> as F content gas in a resist non-existence region larger than spacing between resist layer 9a and 9b. Consequently, while W layer 8a corresponding to the resist layers 9a and 9b and 8b remain, respectively, between 8a and 8b, W layers thin W layer 8c remains according to a RIElag phenomenon.

[0009] It continues at the process of drawing 15, the same plasma etching as the process of drawing 15 performs over etching, W layer 8c is removed, and W layers 8a and 8b are made to remain at the process of drawing 16. Then, the resist layers 9a and 9b are removed. W layers 8a and 8b are used as a wiring layer.

[0010] In order to perform anisotropic etching, in drawing 15 and the plasma-etching process by SF<sub>6</sub> of 16, it is necessary to make high energy of the ion which carries out incidence to a substrate, or to make temperature of a substrate low. Moreover, the method of controlling side etching with a resultant and securing an anisotropy configuration is also proposed. For example, controlling side etching by WN which is a resultant is shown to JP,7-147271,A by etching W layers into SF<sub>6</sub> with the plasma of the gas which added N<sub>2</sub> and NH<sub>3</sub>. The approach of etching W layers also into JP,10-326774,A with the plasma of the gas which added CHF<sub>3</sub> and N<sub>2</sub> in SF<sub>6</sub> is shown. The bottom of W layers is covered with the film of Ti or Ti compound, and controlling side etching by the titanium fluoride of low vapor pressure generated at the reaction of F and Ti which are etching active species is shown in JP,7-169744,A.

[0011]

[Problem(s) to be Solved by the Invention] According to the approach of drawing 11 -13, it is easy to produce an etching damage on a substrate. That is, at the over etching process of drawing 13, although the selection ratio of the Pori Si layer 3 to gate oxide 2 is high as mentioned above, since it etches with the plasma of fluorine system gas, the selection ratio of the Pori Si layer 3 to gate oxide 2 is low, and gate oxide 2 may be etched by the just-etching process of drawing 12. Before the thickness of the Pori Si layer 3 becomes zero, it is necessary to make production control severe, in order to prevent this so that just etching may be stopped. Moreover, since the gate section containing gate dielectric film 2 is exposed to the plasma at the time of just etching of drawing 12, and the over etching of drawing 13, it tends to receive the damage by the ion bombardment.

[0012] On the other hand, since it etches with the plasma of fluorine system gas according to the approach of drawing 14 -16, the selection ratio of W to the silicon oxide which constitutes an insulator layer 7 is low, and as shown in drawing 16, W layers of insulator layers 7 are etched in the side of 8a and 8b in the case of over etching. For this reason, there is un-arranging [ to which a wiring level difference becomes large ].

[0013] The purpose of this invention is to offer the new dry etching approach which can mitigate an etching damage, securing an anisotropy configuration.

[0014]

[Means for Solving the Problem] The 1st dry etching approach concerning this invention The process which forms the laminating which put the tungsten system electric conduction material layer for the substrate on the polish recon layer on the wrap insulator layer, The process which two or more resist layers are made to approach mutually, and forms them on said tungsten system electric conduction material layer, By the dry etching which makes etching gas the mixed gas of chlorine content gas and oxygen gas, and uses said two or more resist layers as a mask The process which etches said tungsten system electric conduction material layer so that the thickness may become the value of zero or its near in a resist non-existence region larger than spacing between said two or more resist layers, By the dry etching which makes etching gas the mixed gas which contains bromine content gas or iodine content gas, and oxygen gas at least, and uses said two or more resist layers as a mask The process which forms two or more tungsten system electric conduction material layers which have a pattern corresponding to said two or more resist layers, respectively by removing the tungsten system electric conduction material

between said two or more resist layers, controlling side etching of said tungsten system electric conduction material layer with a resultant, By the dry etching which makes etching gas the mixed gas of bromine content gas or iodine content gas, chlorine content gas, and oxygen gas, and uses said two or more resist layers and said two or more tungsten system electric conduction material layers as a mask The process which forms two or more polish recon layers which have a pattern corresponding to said two or more resist layers, respectively is included by removing said polish recon layer alternatively. [0015] According to the 1st dry etching approach, after carrying out just etching of the W system electric conduction material layer of W and WSi<sub>2</sub> grade by the dry etching which makes etching gas the mixed gas of the chlorine content gas of Cl<sub>2</sub> grade, and O<sub>2</sub> gas, bromine content gas (or iodine content gas), such as HBr, is added to this mixed gas, over etching of W system electric conduction material is performed, and dry etching of the Pori Si monolayer is performed after this. In over etching, by setting up the flow rate rate of O<sub>2</sub> gas highly, the selection ratio of W system electric conduction material to Pori Si can be made high, and it becomes possible to remove W system electric conduction material alternatively. Moreover, it can etch in over etching, securing an anisotropy configuration about W system electric conduction material by setting the flow rate rate of bromine content gas (or iodine content gas) as a predetermined value. Furthermore, since just etching and over etching are performed in the condition that the Pori Si layer exists on the insulator layer as substrate film, the substrate film (insulator layer) is etched, or they are not exposed to an ion bombardment, and become mitigable [ an etching damage ].

[0016] The process at which the 2nd etching approach concerning this invention forms a tungsten system electric conduction material layer for a substrate on a wrap insulator layer, The process which two or more resist layers are made to approach mutually, and forms them on said tungsten system electric conduction material layer, By the dry etching which makes etching gas the mixed gas of chlorine content gas and oxygen gas, and uses said two or more resist layers as a mask The process which etches said tungsten system electric conduction material layer so that the thickness may become the value of zero or its near in a resist non-existence region larger than spacing between said two or more resist layers, By the dry etching which makes etching gas the mixed gas of bromine content gas or iodine content gas, chlorine content gas, and oxygen gas, and uses said two or more resist layers as a mask By removing the tungsten system electric conduction material between said two or more resist layers, controlling side etching of said tungsten system electric conduction material layer with a resultant The process which forms two or more tungsten system electric conduction material layers which have a pattern corresponding to said two or more resist layers, respectively is included.

[0017] According to the 2nd dry etching approach, after carrying out just etching of the W system electric conduction material layer of W and WSi<sub>2</sub> grade by the dry etching which makes etching gas the mixed gas of the chlorine content gas of Cl<sub>2</sub> grade, and O<sub>2</sub> gas, bromine content gas (or iodine content gas), such as HBr, is added to this mixed gas, and over etching of W system electric conduction material is performed. Also in any of just etching and over etching, since the mixed gas of chlorine content gas and O<sub>2</sub> gas is used as etching gas, the selection ratio to the silicon oxide which constitutes the insulator layer as substrate film can improve, and etching of the substrate film (insulator layer) can be controlled. Moreover, in over etching, since side etching of W system electric conduction material is controlled by addition of bromine content gas (or iodine content gas), a good anisotropy configuration can be acquired.

[0018]

[Embodiment of the Invention] Drawing 1 -3 show the wiring forming method concerning 1 operation gestalt of this invention.

[0019] At the process of drawing 1, the gate dielectric film 12 which consists of silicon oxide by the oxidizing [ thermally ] method etc. is formed in the front face of the semi-conductor substrates 10, such as silicon. a gate-dielectric-film 12 top -- CVD (chemical vapor deposition) -- deposition formation of the Pori Si layer 14 and WSi two-layer 16 is carried out one by one by law etc. The Pori Si layer 14 and WSi two-layer 16 are for forming a gate electrode thru/or a wiring layer, and the Pori Si layer 14 is formed into low resistance by doping of a conductivity-type decision impurity.

[0020] On WSi two-layer 16, the resist layers 18a-18d are formed according to desired gate electrode and circuit pattern by well-known phot lithography processing. The resist layers 18a and 18b are arranged at big spacing in non-dense pattern space A, and arrange the resist layers 18b-18d at small spacing in dense pattern space B.

[0021] plasma etching which uses the mixed gas (Cl<sub>2</sub>/O<sub>2</sub> gas) of Cl<sub>2</sub> gas and O<sub>2</sub> gas at the process of drawing 2 -- WSi two-layer -- just etching of 16 is carried out so that thickness may become the value of zero or its near in non-dense pattern space A. Etching at this time was performed using the ECR (electron cyclotron resonance) mold plasma etching system of drawing 4 as an example, and etching conditions were set to pressure: 1mTorr microwave power: 1000W high-frequency power: 50W quantity-of-gas-flow: Cl<sub>2</sub>/O<sub>2</sub>=50/10sccm.

[0022] WSi two-layer 16a-16d which has a pattern corresponding to the resist layers 18a-18b as a result of just etching, respectively remains. Moreover, in dense pattern space B, since an etch rate falls according to a RIElag phenomenon, while WSi two-layer 16e and comparatively thin 16f are between WSi two-layer 16b and 16c and WSi two-layer 16c, and 16d, it remains, respectively.

[0023] Then, plasma etching using HBr/Cl<sub>2</sub>/O<sub>2</sub> gas which added HBr gas in Cl<sub>2</sub>/O<sub>2</sub> gas performs over etching, and WSi two-layer 16e and 16f are removed. Etching at this time was performed using the etching system of drawing 4 as an example, and etching conditions were set to pressure: 1mTorr microwave power: 1000W high-frequency power: 50W quantity-of-gas-flow: HBr/Cl<sub>2</sub>/O<sub>2</sub>=8.5/21.5/20sccm.

[0024] In over etching, O<sub>2</sub> flow-rate rate was made high for making high the selection ratio of WSi<sub>2</sub> to Pori Si, and making easy WSi two-layer removal of 16e, 16f, etc. Thus, in Cl<sub>2</sub> / O<sub>2</sub> etching process that O<sub>2</sub> flow-rate rate is high, W is set to WOCl<sub>4</sub> with high vapor pressure, a WSi two-layer 16a-16d side attachment wall is etched (side etching), and a WSi two-layer 16a-16d anisotropy configuration is spoiled. So, it etches at the time of over etching, controlling side etching, adding HBr in Cl<sub>2</sub>/O<sub>2</sub> gas, making low WOBr<sub>4</sub> and low WBr<sub>5</sub> of vapor pressure generate, and forming a protective coat in a WSi two-layer 16a-16d side attachment wall. Consequently, a WSi two-layer 16a-16d anisotropy configuration is secured. Moreover, since just etching and over etching are performed in the condition that the Pori Si layer 14 exists on gate dielectric film 12, gate dielectric film 12 is etched, or it is not exposed to an ion bombardment, and an etching damage is mitigated.

[0025] At the process of drawing 3, the Pori Si layer 14 is alternatively etched by plasma etching which uses HBr/Cl<sub>2</sub>/O<sub>2</sub> gas by using the resist layers 18a-18d and WSi two-layer 16a-16d as a mask. This etching was performed using the etching system of drawing 4 as an example, and etching conditions were set to pressure: 2mTorr microwave power: 1000W high-frequency power: 35W quantity-of-gas-flow: HBr/Cl<sub>2</sub>/O<sub>2</sub>=100/5/5sccm. As other examples of etching conditions, what does not use the chlorine content gas of Cl<sub>2</sub> grade is possible, and it can be referred to as microwave power: 800-1500W, and quantity-of-gas-flow: HBr/O<sub>2</sub>=100/5sccm.

[0026] The Pori Si layers 14a-14d which have a pattern corresponding to the resist layers 18a-18d as a result of the selective etching of the Pori Si layer 14, respectively remain. At the time of Pori Si etching, since resultants, such as SiO<sub>x</sub> and SiBr<sub>x</sub>, control side etching of WSi two-layer 16a-16d and the Pori Si layers 14a-14d, a good anisotropy configuration can be given to laminatings, such as 16a / 14a and 16b / 14b and 16c / 16d [ 14c and ]/14d. Compared with WSi<sub>2</sub>, Pori Si has little RIElag and it tends to etch it. After Pori Si etching removes the resist layers 18a-18d by well-known ashing processing. WSi<sub>2</sub>/Pori Si laminatings, such as 16a/14a, are used as a gate electrode thru/or a wiring layer.

[0027] The artificer conducted various experiments on the high point which can be set up using the etching system of drawing 4 paying attention to the selection ratio of WSi [ on etching of WSi<sub>2</sub> / Pori Si laminating (W polycide layer), and as opposed to Pori Si in plasma etching which uses Cl<sub>2</sub>/O<sub>2</sub> gas ]2.

[0028] The processing room 20 consists of plasma room 22a and reaction chamber 22b in the equipment of drawing 4. The sample base (electrode) 24 is established in the pars basilaris ossis occipitalis of reaction chamber 22b, and the processed wafer 26 is laid in the top face of the sample base 24.

[0029] RF generator 28 is connected to the sample base 24, for example, the high-frequency power which is 13.56MHz is supplied to it. Reaction chamber 22b is connected to Exhauster VAC while



connecting with the source of gas supply which is not illustrated.

[0030] The 2.45GHz microwave MW is supplied to the upper part of plasma room 22a through the microwave installation aperture 30 from the microwave power source which is not illustrated. An aperture 30 usually consists of quartzes. The solenoid coil 32 is formed so that the upper part of the processing room 20 may be surrounded.

[0031] Etching of WSi<sub>2</sub> and Pori Si is performed with the plasma of Cl<sub>2</sub>/O<sub>2</sub> gas using the etching system of drawing 4, and the result of having investigated O<sub>2</sub> flow-rate rate dependency of WSi<sub>2</sub> / Pori Si selection ratio is shown in drawing 5. The 1st sample group containing nine samples which carried out deposition formation of the WSi two-layer through the silicon oxide film on the silicon substrate, and the 2nd sample group containing nine samples which carried out deposition formation of the Pori Si layer through the silicon oxide film on the silicon substrate were used for the experiment. The diameter of each silicon substrate was set to 200mm. It etched by inserting each sample as a processed wafer 26 into the etching system of drawing 4. Etching conditions were set to pressure: 1mTorr microwave power: 1400W high-frequency power: 50W quantity-of-gas-flow: Cl<sub>2</sub>+O<sub>2</sub>=50sccm.

[0032] About nine samples in the 1st sample group, O<sub>2</sub> flow-rate rate was changed like 0, 10, 20, 22, 24, 26, 28, and 30 or 40%, and it asked for the etch rate of WSi<sub>2</sub> for every sample. Line P shows the result in drawing 5. Moreover, about nine samples in the 2nd sample group, O<sub>2</sub> flow-rate rate was changed like the case of the 1st sample group, and it asked for the etch rate of Pori Si for every sample. Line Q shows the result in drawing 5.

[0033] WSi<sub>2</sub> / Pori Si selection ratio was computed by asking for the ratio of the etch rate of the etch rate / Pori Si of WSi<sub>2</sub> for every sample with same O<sub>2</sub> flow-rate rate by the 1st sample group and the 2nd sample group. Line R shows the result in drawing 5.

[0034] If the flow rate rate of O<sub>2</sub> is made 30% or more according to the experimental result of drawing 5, it turns out that it becomes the process conditions into which only WSi<sub>2</sub> is etched mostly. In the over etching of drawing 2, since the flow rate rate of O<sub>2</sub> was made into 40%, WSi two-layer which remained to the narrow tooth space, such as 16e and 16f, is efficiently removable. Consequently, the pattern dependency of an etch rate based on the RIElag phenomenon of WSi<sub>2</sub> is cancellable.

[0035] Drawing 6 shows the result of having investigated the HBr flow rate rate dependency of the amount of WSi<sub>2</sub> side etching in plasma etching which uses HBr/Cl<sub>2</sub>/O<sub>2</sub> gas. Four samples which formed the WSi<sub>2</sub>/Pori Si laminating (W polycide layer) through the silicon oxide film on the silicon substrate with a diameter of 200mm were used for the experiment. As shown in dense pattern space B of drawing 1, according to Rhine / tooth-space = 1.0 / 0.6-micrometer pattern, many resist layers were installed in each sample side by side. Thus, it etched by inserting each sample which prepared the resist layer as a processed wafer 26 into the etching system of drawing 4. Etching conditions were set to pressure: 1mTorr microwave power: 1400W high-frequency power: 50W quantity-of-gas-flow: Cl<sub>2</sub>+HBr=30sccm and O<sub>2</sub>=20sccm. Here, the O<sub>2</sub> flow-rate percentage is 40% which becomes infinite [ WSi<sub>2</sub> / Pori Si selection ratio ] by drawing 1.

[0036] About four samples, HBr was changed like 0, 10, and 20 or 30% among Cl<sub>2</sub>+HBr(s), and the amount S of side etching of WSi<sub>2</sub> (micrometer) was calculated for every sample. The amount S of side etching can be calculated as width of face W<sub>bot</sub> measured on the width-of-face W<sub>top</sub>-base measured by S= top face so that it might illustrate about WSi two-layer 16a to drawing 7. S < 0 expresses a forward tapered shape configuration, and S > 0 expresses a side etch configuration (back taper configuration), respectively.

[0037] According to the experimental result of drawing 6, it turns out that side etching serves as zero at 17% of HBr flow rate rates, and a perpendicular anisotropic etching configuration is acquired. However, by Rhine / tooth-space pattern, if it is made the conditions of 17% of HBr flow rate rates, although a perpendicular configuration is acquired, since a lot of resultants adhere to a side attachment wall, it will become a forward tapered shape configuration in isolated Rhine.

[0038] At the process of drawing 2, since it was made to perform just etching by plasma etching which uses Cl<sub>2</sub>/O<sub>2</sub> gas, generating of the forward tapered shape configuration in isolated Rhine which happened in HBr/Cl<sub>2</sub>/O<sub>2</sub> process can be prevented. Keeping high the selection ratio of WSi<sub>2</sub> to Pori Si,

since it was made to perform over etching of WSi<sub>2</sub> using HBr/Cl<sub>2</sub> / O<sub>2</sub> gas plasma-etching process of high O<sub>2</sub> flow rate, etching removal only of WSi<sub>2</sub> which remained to the narrow tooth space can be carried out, and, moreover, the addition effectiveness of HBr can protect side etching of WSi<sub>2</sub>.

[0039] Drawing 8 -10 show the wiring forming method concerning other operation gestalten of this invention.

[0040] At the process of drawing 8 , 44 [ W-layer ] is formed for the front face of the semi-conductor substrates 40, such as silicon, by a spatter etc. on the insulator layers 42, such as wrap silicon oxide. And on 44, according to a desired circuit pattern, the resist layers 46a and 46b are made to approach mutually, and are formed W layers.

[0041] At the process of drawing 9 , just etching is carried out so that W layers of thickness may become the value of zero or its near about 44 by plasma etching which uses Cl<sub>2</sub>/O<sub>2</sub> gas in a resist non-existence region larger than spacing of the resist layers 46a and 46b. Etching at this time can be performed on the same conditions as just etching stated by drawing 2 . While W layer 44a corresponding to the resist layers 46a and 46b and 44b are obtained as a result of just etching, respectively, between 44a and 44b, W layers thin W layer 44c remains according to a RIElag phenomenon.

[0042] Plasma etching using HBr/Cl<sub>2</sub>/O<sub>2</sub> gas which added HBr in Cl<sub>2</sub>/O<sub>2</sub> gas performs over etching, W layer 44c is removed, and W layers 44a and 44b are made to remain at the process of drawing 10 . Etching at this time can be performed on the same conditions as the over etching stated by drawing 2 . After over etching removes the resist layers 46a and 46b by ashing processing etc. W layers 44a and 44b are used as a wiring layer.

[0043] In drawing 9 and etching processing of 10, since Cl<sub>2</sub>/O<sub>2</sub> gas is used as etching gas, the selection ratio of W to the silicon oxide which constitutes an insulator layer 42 improves. Therefore, increase of film decrease of an insulator layer 42 or a wiring level difference can be prevented. Moreover, in the over etching of drawing 10 , since W layers of side etching of 44a and 44b are controlled by addition of HBr, configuration degradation (back taper configuration etc.) of W layers can be prevented.

[0044] As for the wiring forming method described above about drawing 8 -10, the W layers of the operation effectiveness same with having used WSi two-layer, having carried out and having described above are acquired instead of 44.

[0045] This invention is not limited to the above-mentioned operation gestalt, and can be carried out with various alteration gestalten. For example, the following modification is possible.

[0046] (1) As a W system electric conduction material layer, W and not only WSi<sub>2</sub> but W alloy may be used. As tungsten silicide, not only a stoichiometry-thing but a nonstoichiometric thing may be used like WSi<sub>2</sub>, and, generally it is usable in WSi<sub>x</sub>.

[0047] (2) As bromine content gas, not only HBr but Br<sub>2</sub>, BBr<sub>3</sub>, CBr<sub>4</sub>, and SiBr<sub>4</sub> grade may be used. What is necessary is just to set up the addition of the gas of Br<sub>2</sub> grade so that it may become the case of HBr which the amount of Br atom which exists in the plasma showed with said operation gestalt, and an EQC. Moreover, the iodine content gas of HI, I<sub>2</sub>, BI<sub>3</sub>, CI<sub>4</sub>, and SiI<sub>4</sub> grade may be used instead of bromine content gas. About gas, such as HBr or HI, or O<sub>2</sub> gas, the optimum value of an addition is that (for example, it is dependent on the membrane formation approach, the processing conditions after membrane formation, membrane formation equipment, etc.) depending on the membraneous quality of the etched film, and adjusting for every etched film is desirable.

[0048] (3) When carrying out dry etching of the W system electric conduction material layer, antireflection films, such as TiN and TiON, may be beforehand prepared on W system electric conduction material layer. Moreover, WN layer etc. may be made to intervene between W system electric conduction material layer and the Pori Si layer.

[0049]

[Effect of the Invention] As mentioned above, since according to this invention bromine content gas (or iodine content gas) is added to this mixed gas, over etching of W system electric conduction material is performed and it was made to perform dry etching of the Pori Si monolayer after this after carrying out just etching of the W system electric conduction material layer by the dry etching which makes etching gas the mixed gas of chlorine-based gas and oxygen gas, an etching damage can be mitigated securing

an anisotropy configuration and the effectiveness that the yield improves is acquired.  
[0050] Moreover, since bromine content gas (or iodine content gas) is added to this mixed gas and it was made to perform over etching of W system electric conduction material after carrying out just etching of the W system electric conduction material layer by the dry etching which makes etching gas the mixed gas of chlorine content gas and oxygen gas, etching of a substrate insulator layer can be controlled securing an anisotropy configuration, and the effectiveness that the yield improves is acquired.

---

[Translation done.]

**\* NOTICES \***

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**TECHNICAL FIELD**

---

[Field of the Invention] This invention relates to the approach of carrying out dry etching of the laminating which put W system electric conduction material layers, such as W (tungsten) and WSi<sub>2</sub> (tungsten silicide), on the Pori Si (silicon) layer, or the monolayer of W system electric conduction material. By the dry etching which makes etching gas especially the mixed gas of Cl (chlorine) content gas and O<sub>2</sub> (oxygen) gas After carrying out just etching of the W system electric conduction material layer, reservation of an anisotropy configuration and mitigation of an etching damage are enabled by adding Br (bromine) content gas or I (iodine) content gas to this mixed gas, and performing over etching.

---

[Translation done.]

\* NOTICES \*

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

PRIOR ART

---

[Description of the Prior Art] Conventionally, as a wiring forming method using the laminating (W polycide layer) which put WSi two-layer on the Pori Si layer, the approach as shown in drawing 11 -13 is learned (for example, refer to JP,7-94469,A).

[0003] WSi [ after carrying out deposition formation of the Pori Si layer 3 and WSi two-layer 4 for the front face of a silicon substrate 1 one by one on wrap gate oxide 2 at the process of drawing 11 ] two-layer -- the resist layers 5a-5d are formed by photolithography processing on 4. The resist layers 5a and 5b are arranged at big spacing in non-dense pattern space a, and arrange the resist layers 5b-5d at small spacing in dense pattern space b.

[0004] At the process of drawing 12, just etching is carried out so that thickness may become the value of zero or its near in non-dense pattern space a about the Pori Si layer 3 and the laminating of WSi two-layer 4 by plasma etching which uses F (fluorine) content gas (for example, S2F6 gas). Consequently, WSi two-layer 4a-4d which has a pattern corresponding to the resist layers 5a-5d, respectively remains. Moreover, in dense pattern space b, since an etch rate falls according to the so-called RIElag phenomenon (or micro loading effect), compared with etched section 3e of the Pori Si layer 3 in non-dense pattern space a, 3f of etched sections of the Pori Si layer 3 remains thickly.

[0005] At the process of drawing 13, plasma etching which uses the mixed gas of Br content gas (for example, HBr gas) and O2 gas performs over etching, and the etched sections in the Pori Si layer 3, such as 3e and 3f, are removed. Plasma etching using the mixed gas of Br system gas, such as HBr, and O2 gas has the high selectivity of the Pori Si layer 3 to gate oxide 2. The Pori Si layers 3a-3d which have a pattern corresponding to the resist layers 5a-5d as a result of over etching, respectively remain. Since the resultant adhering to a pattern side attachment wall controls side etching of WSi two-layer 4a-4d and the Pori Si layers 3a-3d at the time of over etching, an anisotropy configuration can be given to laminatings, such as 4a / 3a and 4b / 3b and 4c / 4d [ 3c and ]/3d. After over etching removes the resist layers 5a-5d. Laminatings, such as 4a/3a, are used as a gate electrode thru/or a wiring layer.

[0006] Conventionally, as a wiring forming method using W layers, the approach as shown in drawing 14 -16 is proposed.

[0007] At the process of drawing 14, 8 [ W-layer ] is formed for the front face of the semi-conductor substrates 6, such as silicon, on the insulator layers 7, such as wrap silicon oxide. And W layers, on 8, the resist layers 9a and 9b are made to approach mutually, and are formed.

[0008] At the process of drawing 15, just etching is carried out so that W layers of thickness may become the value of zero or its near about 8 by plasma etching which uses SF6 as F content gas in a resist non-existence region larger than spacing between resist layer 9a and 9b. Consequently, while W layer 8a corresponding to the resist layers 9a and 9b and 8b remain, respectively, between 8a and 8b, W layers thin W layer 8c remains according to a RIElag phenomenon.

[0009] It continues at the process of drawing 15, the same plasma etching as the process of drawing 15 performs over etching, W layer 8c is removed, and W layers 8a and 8b are made to remain at the process of drawing 16. Then, the resist layers 9a and 9b are removed. W layers 8a and 8b are used as a wiring layer.

[0010] In order to perform anisotropic etching, in drawing 15 and the plasma-etching process by SF<sub>6</sub> of 16, it is necessary to make high energy of the ion which carries out incidence to a substrate, or to make temperature of a substrate low. Moreover, the method of controlling side etching with a resultant and securing an anisotropy configuration is also proposed. For example, controlling side etching by WN which is a resultant is shown to JP,7-147271,A by etching W layers into SF<sub>6</sub> with the plasma of the gas which added N<sub>2</sub> and NH<sub>3</sub>. The approach of etching W layers also into JP,10-326774,A with the plasma of the gas which added CHF<sub>3</sub> and N<sub>2</sub> in SF<sub>6</sub> is shown. The bottom of W layers is covered with the film of Ti or Ti compound, and controlling side etching by the titanium fluoride of low vapor pressure generated at the reaction of F and Ti which are etching active species is shown in JP,7-169744,A.

---

[Translation done.]

**\* NOTICES \***

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**EFFECT OF THE INVENTION**

---

[Effect of the Invention] As mentioned above, since according to this invention bromine content gas (or iodine content gas) is added to this mixed gas, over etching of W system electric conduction material is performed and it was made to perform dry etching of the Pori Si monolayer after this after carrying out just etching of the W system electric conduction material layer by the dry etching which makes etching gas the mixed gas of chlorine-based gas and oxygen gas, an etching damage can be mitigated securing an anisotropy configuration and the effectiveness that the yield improves is acquired.

[0050] Moreover, since bromine content gas (or iodine content gas) is added to this mixed gas and it was made to perform over etching of W system electric conduction material after carrying out just etching of the W system electric conduction material layer by the dry etching which makes etching gas the mixed gas of chlorine content gas and oxygen gas, etching of a substrate insulator layer can be controlled securing an anisotropy configuration, and the effectiveness that the yield improves is acquired.

---

[Translation done.]

\* NOTICES \*

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

TECHNICAL PROBLEM

---

[Problem(s) to be Solved by the Invention] According to the approach of drawing 11 -13, it is easy to produce an etching damage on a substrate. That is, at the over etching process of drawing 13, although the selection ratio of the Pori Si layer 3 to gate oxide 2 is high as mentioned above, since it etches with the plasma of fluorine system gas, the selection ratio of the Pori Si layer 3 to gate oxide 2 is low, and gate oxide 2 may be etched by the just-etching process of drawing 12. Before the thickness of the Pori Si layer 3 becomes zero, it is necessary to make production control severe, in order to prevent this so that just etching may be stopped. Moreover, since the gate section containing gate dielectric film 2 is exposed to the plasma at the time of just etching of drawing 12, and the over etching of drawing 13, it tends to receive the damage by the ion bombardment.

[0012] On the other hand, since it etches with the plasma of fluorine system gas according to the approach of drawing 14 -16, the selection ratio of W to the silicon oxide which constitutes an insulator layer 7 is low, and as shown in drawing 16, W layers of insulator layers 7 are etched in the side of 8a and 8b in the case of over etching. For this reason, there is un-arranging [ to which a wiring level difference becomes large ].

[0013] The purpose of this invention is to offer the new dry etching approach which can mitigate an etching damage, securing an anisotropy configuration.

---

[Translation done.]



\* NOTICES \*

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

MEANS

[Means for Solving the Problem] The 1st dry etching approach concerning this invention The process which forms the laminating which put the tungsten system electric conduction material layer for the substrate on the polish recon layer on the wrap insulator layer, The process which two or more resist layers are made to approach mutually, and forms them on said tungsten system electric conduction material layer, By the dry etching which makes etching gas the mixed gas of chlorine content gas and oxygen gas, and uses said two or more resist layers as a mask The process which etches said tungsten system electric conduction material layer so that the thickness may become the value of zero or its near in a resist non-existence region larger than spacing between said two or more resist layers, By the dry etching which makes etching gas the mixed gas which contains bromine content gas or iodine content gas, and oxygen gas at least, and uses said two or more resist layers as a mask The process which forms two or more tungsten system electric conduction material layers which have a pattern corresponding to said two or more resist layers, respectively by removing the tungsten system electric conduction material between said two or more resist layers, controlling side etching of said tungsten system electric conduction material layer with a resultant, By the dry etching which makes etching gas the mixed gas of bromine content gas or iodine content gas, chlorine content gas, and oxygen gas, and uses said two or more resist layers and said two or more tungsten system electric conduction material layers as a mask The process which forms two or more polish recon layers which have a pattern corresponding to said two or more resist layers, respectively is included by removing said polish recon layer alternatively. [0015] According to the 1st dry etching approach, after carrying out just etching of the W system electric conduction material layer of W and WSi<sub>2</sub> grade by the dry etching which makes etching gas the mixed gas of the chlorine content gas of Cl<sub>2</sub> grade, and O<sub>2</sub> gas, bromine content gas (or iodine content gas), such as HBr, is added to this mixed gas, over etching of W system electric conduction material is performed, and dry etching of the Pori Si monolayer is performed after this. In over etching, by setting up the flow rate rate of O<sub>2</sub> gas highly, the selection ratio of W system electric conduction material to Pori Si can be made high, and it becomes possible to remove W system electric conduction material alternatively. Moreover, it can etch in over etching, securing an anisotropy configuration about W system electric conduction material by setting the flow rate rate of bromine content gas (or iodine content gas) as a predetermined value. Furthermore, since just etching and over etching are performed in the condition that the Pori Si layer exists on the insulator layer as substrate film, the substrate film (insulator layer) is etched, or they are not exposed to an ion bombardment, and become mitigable [ an etching damage ].

[0016] The process at which the 2nd etching approach concerning this invention forms a tungsten system electric conduction material layer for a substrate on a wrap insulator layer, The process which two or more resist layers are made to approach mutually, and forms them on said tungsten system electric conduction material layer, By the dry etching which makes etching gas the mixed gas of chlorine content gas and oxygen gas, and uses said two or more resist layers as a mask The process which etches said tungsten system electric conduction material layer so that the thickness may become the value of zero or its near in a resist non-existence region larger than spacing between said two or

more resist layers, By the dry etching which makes etching gas the mixed gas of bromine content gas or iodine content gas, chlorine content gas, and oxygen gas, and uses said two or more resist layers as a mask By removing the tungsten system electric conduction material between said two or more resist layers, controlling side etching of said tungsten system electric conduction material layer with a resultant The process which forms two or more tungsten system electric conduction material layers which have a pattern corresponding to said two or more resist layers, respectively is included.

[0017] According to the 2nd dry etching approach, after carrying out just etching of the W system electric conduction material layer of W and WSi<sub>2</sub> grade by the dry etching which makes etching gas the mixed gas of the chlorine content gas of Cl<sub>2</sub> grade, and O<sub>2</sub> gas, bromine content gas (or iodine content gas), such as HBr, is added to this mixed gas, and over etching of W system electric conduction material is performed. Also in any of just etching and over etching, since the mixed gas of chlorine content gas and O<sub>2</sub> gas is used as etching gas, the selection ratio to the silicon oxide which constitutes the insulator layer as substrate film can improve, and etching of the substrate film (insulator layer) can be controlled. Moreover, in over etching, since side etching of W system electric conduction material is controlled by addition of bromine content gas (or iodine content gas), a good anisotropy configuration can be acquired.

[0018]

[Embodiment of the Invention] Drawing 1 -3 show the wiring forming method concerning 1 operation gestalt of this invention.

[0019] At the process of drawing 1, the gate dielectric film 12 which consists of silicon oxide by the oxidizing [ thermally ] method etc. is formed in the front face of the semi-conductor substrates 10, such as silicon. a gate-dielectric-film 12 top -- CVD (chemical vapor deposition) -- deposition formation of the Pori Si layer 14 and WSi two-layer 16 is carried out one by one by law etc. The Pori Si layer 14 and WSi two-layer 16 are for forming a gate electrode thru/or a wiring layer, and the Pori Si layer 14 is formed into low resistance by doping of a conductivity-type decision impurity.

[0020] On WSi two-layer 16, the resist layers 18a-18d are formed according to desired gate electrode and circuit pattern by well-known phot lithography processing. The resist layers 18a and 18b are arranged at big spacing in non-dense pattern space A, and arrange the resist layers 18b-18d at small spacing in dense pattern space B.

[0021] plasma etching which uses the mixed gas (Cl<sub>2</sub>/O<sub>2</sub> gas) of Cl<sub>2</sub> gas and O<sub>2</sub> gas at the process of drawing 2 -- WSi two-layer -- just etching of 16 is carried out so that thickness may become the value of zero or its near in non-dense pattern space A. Etching at this time was performed using the ECR (electron cyclotron resonance) mold plasma etching system of drawing 4 as an example, and etching conditions were set to pressure: 1mTorr microwave power: 1000W high-frequency power: 50W quantity-of-gas-flow: Cl<sub>2</sub>/O<sub>2</sub>=50/10sccm.

[0022] WSi two-layer 16a-16d which has a pattern corresponding to the resist layers 18a-18b as a result of just etching, respectively remains. Moreover, in dense pattern space B, since an etch rate falls according to a RIElag phenomenon, while WSi two-layer 16e and comparatively thin 16f are between WSi two-layer 16b and 16c and WSi two-layer 16c, and 16d, it remains, respectively.

[0023] Then, plasma etching using HBr/Cl<sub>2</sub>/O<sub>2</sub> gas which added HBr gas in Cl<sub>2</sub>/O<sub>2</sub> gas performs over etching, and WSi two-layer 16e and 16f are removed. Etching at this time was performed using the etching system of drawing 4 as an example, and etching conditions were set to pressure: 1mTorr microwave power: 1000W high-frequency power: 50W quantity-of-gas-flow: HBr/Cl<sub>2</sub>/O<sub>2</sub>=8.5/21.5/20sccm.

[0024] In over etching, O<sub>2</sub> flow-rate rate was made high for making high the selection ratio of WSi<sub>2</sub> to Pori Si, and making easy WSi two-layer removal of 16e, 16f, etc. Thus, in Cl<sub>2</sub> / O<sub>2</sub> etching process that O<sub>2</sub> flow-rate rate is high, W is set to WOCl<sub>4</sub> with high vapor pressure, a WSi two-layer 16a-16d side attachment wall is etched (side etching), and a WSi two-layer 16a-16d anisotropy configuration is spoiled. So, it etches at the time of over etching, controlling side etching, adding HBr in Cl<sub>2</sub>/O<sub>2</sub> gas, making low WOB<sub>4</sub> and low WBr<sub>5</sub> of vapor pressure generate, and forming a protective coat in a WSi two-layer 16a-16d side attachment wall. Consequently, a WSi two-layer 16a-16d anisotropy

configuration is secured. Moreover, since just etching and over etching are performed in the condition that the Pori Si layer 14 exists on gate dielectric film 12, gate dielectric film 12 is etched, or it is not exposed to an ion bombardment, and an etching damage is mitigated.

[0025] At the process of drawing 3, the Pori Si layer 14 is alternatively etched by plasma etching which uses HBr/Cl<sub>2</sub>/O<sub>2</sub> gas by using the resist layers 18a-18d and WSi two-layer 16a-16d as a mask. This etching was performed using the etching system of drawing 4 as an example, and etching conditions were set to pressure: 2mTorr microwave power: 1000W high-frequency power: 35W quantity-of-gas-flow: HBr/Cl<sub>2</sub>/O<sub>2</sub>=100/5/5sccm. As other examples of etching conditions, what does not use the chlorine content gas of Cl<sub>2</sub> grade is possible, and it can be referred to as microwave power: 800-1500W, and quantity-of-gas-flow: HBr/O<sub>2</sub>=100/5sccm.

[0026] The Pori Si layers 14a-14d which have a pattern corresponding to the resist layers 18a-18d as a result of the selective etching of the Pori Si layer 14, respectively remain. At the time of Pori Si etching, since resultants, such as SiO<sub>x</sub> and SiBr<sub>x</sub>, control side etching of WSi two-layer 16a-16d and the Pori Si layers 14a-14d, a good anisotropy configuration can be given to laminatings, such as 16a / 14a and 16b / 14b and 16c / 16d [ 14c and ]/14d. Compared with WSi<sub>2</sub>, Pori Si has little RIElag and it tends to etch it. After Pori Si etching removes the resist layers 18a-18d by well-known ashing processing. WSi<sub>2</sub>/Pori Si laminatings, such as 16a/14a, are used as a gate electrode thru/or a wiring layer.

[0027] The artificer conducted various experiments on the high point which can be set up using the etching system of drawing 4 paying attention to the selection ratio of WSi [ on etching of WSi<sub>2</sub> / Pori Si laminating (W polycide layer), and as opposed to Pori Si in plasma etching which uses Cl<sub>2</sub>/O<sub>2</sub> gas ]2.

[0028] The processing room 20 consists of plasma room 22a and reaction chamber 22b in the equipment of drawing 4. The sample base (electrode) 24 is established in the pars basilaris ossis occipitalis of reaction chamber 22b, and the processed wafer 26 is laid in the top face of the sample base 24.

[0029] RF generator 28 is connected to the sample base 24, for example, the high-frequency power which is 13.56MHz is supplied to it. Reaction chamber 22b is connected to Exhauster VAC while connecting with the source of gas supply which is not illustrated.

[0030] The 2.45GHz microwave MW is supplied to the upper part of plasma room 22a through the microwave installation aperture 30 from the microwave power source which is not illustrated. An aperture 30 usually consists of quartzes. The solenoid coil 32 is formed so that the upper part of the processing room 20 may be surrounded.

[0031] Etching of WSi<sub>2</sub> and Pori Si is performed with the plasma of Cl<sub>2</sub>/O<sub>2</sub> gas using the etching system of drawing 4, and the result of having investigated O<sub>2</sub> flow-rate rate dependency of WSi<sub>2</sub> / Pori Si selection ratio is shown in drawing 5. The 1st sample group containing nine samples which carried out deposition formation of the WSi two-layer through the silicon oxide film on the silicon substrate, and the 2nd sample group containing nine samples which carried out deposition formation of the Pori Si layer through the silicon oxide film on the silicon substrate were used for the experiment. The diameter of each silicon substrate was set to 200mm. It etched by inserting each sample as a processed wafer 26 into the etching system of drawing 4. Etching conditions were set to pressure: 1mTorr microwave power: 1400W high-frequency power: 50W quantity-of-gas-flow: Cl<sub>2</sub>+O<sub>2</sub>=50sccm.

[0032] About nine samples in the 1st sample group, O<sub>2</sub> flow-rate rate was changed like 0, 10, 20, 22, 24, 26, 28, and 30 or 40%, and it asked for the etch rate of WSi<sub>2</sub> for every sample. Line P shows the result in drawing 5. Moreover, about nine samples in the 2nd sample group, O<sub>2</sub> flow-rate rate was changed like the case of the 1st sample group, and it asked for the etch rate of Pori Si for every sample. Line Q shows the result in drawing 5.

[0033] WSi<sub>2</sub> / Pori Si selection ratio was computed by asking for the ratio of the etch rate of the etch rate / Pori Si of WSi<sub>2</sub> for every sample with same O<sub>2</sub> flow-rate rate by the 1st sample group and the 2nd sample group. Line R shows the result in drawing 5.

[0034] If the flow rate rate of O<sub>2</sub> is made 30% or more according to the experimental result of drawing 5, it turns out that it becomes the process conditions into which only WSi<sub>2</sub> is etched mostly. In the over etching of drawing 2, since the flow rate rate of O<sub>2</sub> was made into 40%, WSi two-layer which remained to the narrow tooth space, such as 16e and 16f, is efficiently removable. Consequently, the pattern

dependency of an etch rate based on the RIElag phenomenon of WSi<sub>2</sub> is cancellable.

[0035] Drawing 6 shows the result of having investigated the HBr flow rate rate dependency of the amount of WSi<sub>2</sub> side etching in plasma etching which uses HBr/Cl<sub>2</sub>/O<sub>2</sub> gas. Four samples which formed the WSi<sub>2</sub>/Pori Si laminating (W polycide layer) through the silicon oxide film on the silicon substrate with a diameter of 200mm were used for the experiment. As shown in dense pattern space B of drawing 1, according to Rhine / tooth-space = 1.0 / 0.6-micrometer pattern, many resist layers were installed in each sample side by side. Thus, it etched by inserting each sample which prepared the resist layer as a processed wafer 26 into the etching system of drawing 4. Etching conditions were set to pressure: 1mTorr microwave power: 1400W high-frequency power: 50W quantity-of-gas-flow: Cl<sub>2</sub>+HBr=30sccm and O<sub>2</sub>=20sccm. Here, the O<sub>2</sub> flow-rate percentage is 40% which becomes infinite [ WSi<sub>2</sub> / Pori Si selection ratio ] by drawing 1.

[0036] About four samples, HBr was changed like 0, 10, and 20 or 30% among Cl<sub>2</sub>+HBr(s), and the amount S of side etching of WSi<sub>2</sub> (micrometer) was calculated for every sample. The amount S of side etching can be calculated as width of face W<sub>bot</sub> measured on the width-of-face W<sub>top</sub>-base measured by S= top face so that it might illustrate about WSi two-layer 16a to drawing 7. S < 0 expresses a forward tapered shape configuration, and S > 0 expresses a side etch configuration (back taper configuration), respectively.

[0037] According to the experimental result of drawing 6, it turns out that side etching serves as zero at 17% of HBr flow rate rates, and a perpendicular anisotropic etching configuration is acquired. However, by Rhine / tooth-space pattern, if it is made the conditions of 17% of HBr flow rate rates, although a perpendicular configuration is acquired, since a lot of resultants adhere to a side attachment wall, it will become a forward tapered shape configuration in isolated Rhine.

[0038] At the process of drawing 2, since it was made to perform just etching by plasma etching which uses Cl<sub>2</sub>/O<sub>2</sub> gas, generating of the forward tapered shape configuration in isolated Rhine which happened in HBr/Cl<sub>2</sub>/O<sub>2</sub> process can be prevented. Keeping high the selection ratio of WSi<sub>2</sub> to Pori Si, since it was made to perform over etching of WSi<sub>2</sub> using HBr/Cl<sub>2</sub> / O<sub>2</sub> gas plasma-etching process of high O<sub>2</sub> flow rate, etching removal only of WSi<sub>2</sub> which remained to the narrow tooth space can be carried out, and, moreover, the addition effectiveness of HBr can protect side etching of WSi<sub>2</sub>.

[0039] Drawing 8 -10 show the wiring forming method concerning other operation gestalten of this invention.

[0040] At the process of drawing 8, 44 [ W-layer ] is formed for the front face of the semi-conductor substrates 40, such as silicon, by a spatter etc. on the insulator layers 42, such as wrap silicon oxide. And on 44, according to a desired circuit pattern, the resist layers 46a and 46b are made to approach mutually, and are formed W layers.

[0041] At the process of drawing 9, just etching is carried out so that W layers of thickness may become the value of zero or its near about 44 by plasma etching which uses Cl<sub>2</sub>/O<sub>2</sub> gas in a resist non-existence region larger than spacing of the resist layers 46a and 46b. Etching at this time can be performed on the same conditions as just etching stated by drawing 2. While W layer 44a corresponding to the resist layers 46a and 46b and 44b are obtained as a result of just etching, respectively, between 44a and 44b, W layers thin W layer 44c remains according to a RIElag phenomenon.

[0042] Plasma etching using HBr/Cl<sub>2</sub>/O<sub>2</sub> gas which added HBr in Cl<sub>2</sub>/O<sub>2</sub> gas performs over etching, W layer 44c is removed, and W layers 44a and 44b are made to remain at the process of drawing 10. Etching at this time can be performed on the same conditions as the over etching stated by drawing 2. After over etching removes the resist layers 46a and 46b by ashing processing etc. W layers 44a and 44b are used as a wiring layer.

[0043] In drawing 9 and etching processing of 10, since Cl<sub>2</sub>/O<sub>2</sub> gas is used as etching gas, the selection ratio of W to the silicon oxide which constitutes an insulator layer 42 improves. Therefore, increase of film decrease of an insulator layer 42 or a wiring level difference can be prevented. Moreover, in the over etching of drawing 10, since W layers of side etching of 44a and 44b are controlled by addition of HBr, configuration degradation (back taper configuration etc.) of W layers can be prevented.

[0044] As for the wiring forming method described above about drawing 8 -10, the W layers of the

operation effectiveness same with having used WSi two-layer, having carried out and having described above are acquired instead of 44.

[0045] This invention is not limited to the above-mentioned operation gestalt, and can be carried out with various alteration gestalten. For example, the following modification is possible.

[0046] (1) As a W system electric conduction material layer, W and not only WSi<sub>2</sub> but W alloy may be used. As tungsten silicide, not only a stoichiometry-thing but a nonstoichiometric thing may be used like WSi<sub>2</sub>, and, generally it is usable in WSi<sub>x</sub>.

[0047] (2) As bromine content gas, not only HBr but Br<sub>2</sub>, BBr<sub>3</sub>, CBr<sub>4</sub>, and SiBr<sub>4</sub> grade may be used. What is necessary is just to set up the addition of the gas of Br<sub>2</sub> grade so that it may become the case of HBr which the amount of Br atom which exists in the plasma showed with said operation gestalt, and an EQC. Moreover, the iodine content gas of HI, I<sub>2</sub>, BI<sub>3</sub>, CI<sub>4</sub>, and SiI<sub>4</sub> grade may be used instead of bromine content gas. About gas, such as HBr or HI, or O<sub>2</sub> gas, the optimum value of an addition is that (for example, it is dependent on the membrane formation approach, the processing conditions after membrane formation, membrane formation equipment, etc.) depending on the membraneous quality of the etched film, and adjusting for every etched film is desirable.

[0048] (3) When carrying out dry etching of the W system electric conduction material layer, antireflection films, such as TiN and TiON, may be beforehand prepared on W system electric conduction material layer. Moreover, WN layer etc. may be made to intervene between W system electric conduction material layer and the Pori Si layer.

---

[Translation done.]

\* NOTICES \*

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

## DESCRIPTION OF DRAWINGS

---

### [Brief Description of the Drawings]

- [Drawing 1] It is the substrate sectional view showing the resist layer formation process in the wiring forming method concerning 1 operation gestalt of this invention.
- [Drawing 2] It is the substrate sectional view showing WSi two-layer the just-etching process and over etching process following the process of drawing 1.
- [Drawing 3] It is the substrate sectional view showing the Pori Si layer etching process and resist layer removal process following the process of drawing 2.
- [Drawing 4] It is the sectional view showing the plasma etching system used for implementation of this invention.
- [Drawing 5] It is the graph which shows O<sub>2</sub> flow-rate rate dependency of the selection ratio (WSi<sub>2</sub>/Pori Si) in plasma etching using Cl<sub>2</sub>/O<sub>2</sub> gas.
- [Drawing 6] It is the graph which shows the HBr flow rate rate dependency of the amount of WSi<sub>2</sub> side etching in plasma etching using HBr/Cl<sub>2</sub>/O<sub>2</sub> gas.
- [Drawing 7] It is the sectional view showing the WSi two-layer side etching situation in WSi<sub>2</sub>/Pori Si laminating etching.
- [Drawing 8] It is the substrate sectional view showing the resist layer formation process in the wiring forming method concerning other operation gestalten of this invention.
- [Drawing 9] It is the substrate sectional view showing the just-etching process of W layers following the process of drawing 8.
- [Drawing 10] It is the substrate sectional view showing the over etching process following the process of drawing 9.
- [Drawing 11] It is the substrate sectional view showing the resist layer formation process in an example of the conventional wiring forming method.
- [Drawing 12] It is the substrate sectional view showing the just-etching process of WSi<sub>2</sub> / Pori Si laminating following the process of drawing 11.
- [Drawing 13] It is the substrate sectional view showing the over etching process and resist layer removal process following the process of drawing 12.
- [Drawing 14] It is the substrate sectional view showing the resist layer formation process in other examples of the conventional wiring forming method.
- [Drawing 15] It is the substrate sectional view showing the just-etching process of W layers following the process of drawing 14.
- [Drawing 16] It is the substrate sectional view showing the over etching process following the process of drawing 15.
- [Description of Notations]
- 10, 40: semi-conductor substrate, 12, 42: insulator layer, 14, the Pori Si layer, 16: WSi two-layer, 18a-18d, 46a, 46b: A resist layer, 44: W layers.
-

[Translation done.]

## \* NOTICES \*

JPO and NCIPi are not responsible for any damages caused by the use of this translation.


1. This document has been translated by computer. So the translation may not reflect the original precisely.

2. \*\*\*\* shows the word which can not be translated.


3. In the drawings, any words are not translated.

## DRAWINGS


[Drawing 1]



[Drawing 2]




[Drawing 3]




[Drawing 6]







[Drawing 4]




[Drawing 5]




[Drawing 7]




[Drawing 8]




[Drawing 9]




[Drawing 10]




[Drawing 11]




[Drawing 12]




[Drawing 13]




[Drawing 14]



[Drawing 15]



[Drawing 16]



[Translation done.]